82 lines
2.4 KiB
Plaintext
82 lines
2.4 KiB
Plaintext
|
/*
|
||
|
|
* Intel ACPI Component Architecture
|
||
|
|
* AML/ASL+ Disassembler version 20180105
|
||
|
|
*
|
||
|
|
* ASL example
|
||
|
|
*/
|
||
|
|
DefinitionBlock ("", "SSDT", 1, "PmRef", "Cpu0Ist", 0x00003000)
|
||
|
|
{
|
||
|
|
External (_PR_.CPU0, DeviceObj)
|
||
|
|
External (_SB_.CPUP, UnknownObj)
|
||
|
|
|
||
|
|
Scope (\_PR.CPU0)
|
||
|
|
{
|
||
|
|
Method (_PCT, 0, NotSerialized) // _PCT: Performance Control
|
||
|
|
{
|
||
|
|
If (((CFGD & One) && (PDC0 & One)))
|
||
|
|
{
|
||
|
|
Return (Package (0x02)
|
||
|
|
{
|
||
|
|
ResourceTemplate ()
|
||
|
|
{
|
||
|
|
Register (FFixedHW,
|
||
|
|
0x00, // Bit Width
|
||
|
|
0x00, // Bit Offset
|
||
|
|
0x0000000000000000, // Address
|
||
|
|
,)
|
||
|
|
},
|
||
|
|
|
||
|
|
ResourceTemplate ()
|
||
|
|
{
|
||
|
|
Register (FFixedHW,
|
||
|
|
0x00, // Bit Width
|
||
|
|
0x00, // Bit Offset
|
||
|
|
0x0000000000000000, // Address
|
||
|
|
,)
|
||
|
|
}
|
||
|
|
})
|
||
|
|
}
|
||
|
|
|
||
|
|
Return (Package (0x02)
|
||
|
|
{
|
||
|
|
ResourceTemplate ()
|
||
|
|
{
|
||
|
|
Register (SystemIO,
|
||
|
|
0x10, // Bit Width
|
||
|
|
0x00, // Bit Offset
|
||
|
|
0x0000000000001000, // Address
|
||
|
|
,)
|
||
|
|
},
|
||
|
|
|
||
|
|
ResourceTemplate ()
|
||
|
|
{
|
||
|
|
Register (SystemIO,
|
||
|
|
0x08, // Bit Width
|
||
|
|
0x00, // Bit Offset
|
||
|
|
0x00000000000000B3, // Address
|
||
|
|
,)
|
||
|
|
}
|
||
|
|
})
|
||
|
|
}
|
||
|
|
|
||
|
|
Name (PSDF, Zero)
|
||
|
|
Method (_PSD, 0, NotSerialized) // _PSD: Power State Dependencies
|
||
|
|
{
|
||
|
|
If (!PSDF)
|
||
|
|
{
|
||
|
|
DerefOf (HPSD [Zero]) [0x04] = TCNT /* External reference */
|
||
|
|
DerefOf (SPSD [Zero]) [0x04] = TCNT /* External reference */
|
||
|
|
PSDF = Ones
|
||
|
|
}
|
||
|
|
|
||
|
|
If ((PDC0 & 0x0800))
|
||
|
|
{
|
||
|
|
Return (HPSD) /* \_PR_.CPU0.HPSD */
|
||
|
|
}
|
||
|
|
|
||
|
|
Return (SPSD) /* \_PR_.CPU0.SPSD */
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|